Can FPGA compilation failures be predicted?
Plunify Blog
by Kirvy Teo
11M ago
In FPGA design, the success or failure of compilation plays a crucial role in determining the efficiency and effectiveness of the overall design process. Traditionally, designers had to invest significant time and resources into running compilations, often spanning several days, only to find out that they failed due to various reasons. However, with the advent […] The post Can FPGA compilation failures be predicted? appeared first on Plunify Blog & Support ..read more
Visit website
Floorplanning with InTime 2022
Plunify Blog
by Kirvy Teo
1y ago
Following 2 tumultuous years, we are glad to officially announce our post-Covid release - InTime 2022. One of the top features that is included with InTime 2022 is *drum roll*- Automated Floorplanning! Floorplanning is one of those problems where the solution can be classified either as an art or science. Even if you are a […] The post Floorplanning with InTime 2022 appeared first on Plunify Blog & Support ..read more
Visit website
Whitepaper: ML-Based Approach to Tackle Severe FPGA Placement and Routing Failures
Plunify Blog
by Kirvy Teo
2y ago
Placement and routing failures during the FPGA backend flow are frequent with many FPGA designs especially when these involve multiple physical constraints. This new whitepaper introduces the Machine-Learning-based approach implemented in InTime toolset to transform these failures to a less complex problem of timing convergence. InTime identifies the root causes of the placement or the […] The post Whitepaper: ML-Based Approach to Tackle Severe FPGA Placement and Routing Failures appeared first on Plunify Blog & Support ..read more
Visit website
How InTime v3.2 Tackles Over-fitting in FPGA designs?
Plunify Blog
by Kirvy Teo
3y ago
Tired of seeing over-fitting error messages like these? These are typical over-fitting error messages from Quartus, which are similar to Vivado and Libero. The latest over-fitting mitigation feature in InTime can help you select the right Synthesis & Fitter parameters to mitigate these issues. Mitigations for over-fitting were already present in earlier versions of InTime. […] The post How InTime v3.2 Tackles Over-fitting in FPGA designs? appeared first on Plunify Blog & Support ..read more
Visit website
Achieving up to 50% timing improvement in Libero with InTime
Plunify Blog
by Kirvy Teo
3y ago
The newest addition to the InTime family is the Libero tool which supports Microchip FPGA devices. It was first included in late 2020; since then we have been honing and "sharpening the knives", improving the QoR which includes support for the latest Libero v12.6 release. With the latest InTime release, performance improvements for Libero designs […] The post Achieving up to 50% timing improvement in Libero with InTime appeared first on Plunify Blog & Support ..read more
Visit website
Top 5 InTime Features in 2020
Plunify Blog
by Kirvy Teo
3y ago
As we bid farewell to 2020, here are 5 highly-rated InTime features added during a very eventful year. Auto Pilot - Automated recipes selection Project-specific AI database Support for Microchip FPGAs and Libero Training Data Filter - precision control of Machine Learning data New Analysis Charts - SLR Crossings, Fanout & Logic Levels Charts 1. […] The post Top 5 InTime Features in 2020 appeared first on Plunify Blog & Support ..read more
Visit website
InTime 3.0 is here!
Plunify Blog
by Kirvy Teo
4y ago
2020 began tumultuously. Most of us went through a period of isolation, and InTime 3.0 was born in this whole new landscape. With the world opening up again, albeit gradually, we are delighted to share a rundown of the latest features in InTime 3.0. Auto Pilot - Automating ML and Recipes Selection (Auto-ML) One recurring […] The post InTime 3.0 is here! appeared first on Plunify Blog & Support ..read more
Visit website
DIY-“Download InTime Yourself”!
Plunify Blog
by Kirvy Teo
4y ago
Ever wondered how InTime works? We are happy to announce that InTime is now available for download, with immediate effect. Anyone with a Plunify account can log on and download InTime from https://cloud.plunify.com. Even if you don’t have an account, you can sign up for one immediately. (and get 25 free cloud credits) After downloading […] The post DIY-“Download InTime Yourself”! appeared first on Plunify Blog & Support ..read more
Visit website
Accelerating an FFT design built using Intel DSP Builder/Matlab (on Stratix 10)
Plunify Blog
by Kirvy Teo
5y ago
Recently we had an opportunity to optimize an FFT design generated from the Intel DSP Builder tool (in conjunction with MatLab and Simulink). This is an interesting project because the designer did not develop the RTL but generated the RTL from DSP Builder. Therefore a lot of the performance depends on how good the generated […] The post Accelerating an FFT design built using Intel DSP Builder/Matlab (on Stratix 10) appeared first on Plunify Blog & Support ..read more
Visit website
Prelude to 2019 – Xilinx FPGA Toolchain Comparison: Vivado 2017.4 versus 2018.3
Plunify Blog
by Kirvy Teo
5y ago
While we wait for the release of 2019 version of Vivado, we realize that we have missed our annual Vivado comparison post.  So here is the Vivado 2017.4 versus 2018.3 edition. For previous year’s results, please click here. The methods are the same as before. We use a modified version of the Vivado example “CPU” […] The post Prelude to 2019 – Xilinx FPGA Toolchain Comparison: Vivado 2017.4 versus 2018.3 appeared first on Plunify Blog & Support ..read more
Visit website

Follow Plunify Blog on FeedSpot

Continue with Google
Continue with Apple
OR